Click here to return to the VHDL Reference Guide. | (last edit: 24. september 2012) | |
TypeAll signals, variables, constants (i.e. objects) and expressions have a type.The type defines the set of values that the object or expression can have. A type also determines the set of operations (operators, functions and procedures) which can be performed on that object or expression. There are eight kinds of type:
RulesA value of one type cannot be assigned to an object of a different type.The initial value of an object is the leftmost value of the type, i.e. the value on the left of the base enumeration, floating, integer or physical type. TipsTypes are often best defined in packages, which contain common, shared definitions.See AlsoSubtype, Data Type, Package |